College of Eng

Department of Electri



ieee.usask.ca

E.E. 432.3/E.

VLSI Circuit Design

IEEE

Instructor: R.J. Bolton

MID-TERM EXAMINATION

February 14, 2002

7:00 PM - 9:00 PM

STUDENT NAME:	 	·	
CTUDENT NUMBED			
STUDENT NUMBER:			

Question 1	15	/	15
Question 2	15	/	15
Question 3	14	/	15
TOTAL	44	/	45

## GENERAL INSTRUCTIONS FOR THE QUESTIONS

- OPEN E.E. 432.3/E.E. 451.3 textbook (Principles of CMOS VLSI Design A Systems Perspective by N.H.E. Weste and K. Eshraghian OR one other text), OPEN E.E. 432.3/E.E. 451.3 notes, and OPEN E.E. 451.3 assignments.
- 2) NO library manuals (or copies thereof) ALLOWED! NO examination files ALLOWED!
- 3) Neatness counts. Please ensure your paper is readable.
- 4) Some questions contain special instructions. Please ensure that you read these carefully.
- 5) Not all questions are of the same difficulty and value. Consider this when allocating time for the solution.
- 6) IF A QUESTION PROVES TO BE TOO HARD FOR YOU TO SOLVE, GO ON TO ANOTHER QUESTION! RETURN TO THE TROUBLESOME QUESTION WHEN TIME PERMITS.

# **PLEASE NOTE**

ALL parts of the examination paper MUST be handed in before leaving.

Please check that your examination paper contains 7 pages TOTAL.

### SPECIFIC INSTRUCTIONS FOR THE EXAMINATION

- 1) All designs use standard CMOS3DLM design rules and layers.  $V_{DD} = +5V$  and  $V_{SS} = 0V$ .
- 2) Unless otherwise specified, normal substrate connections are assumed for all P-channel and N-channel transistors, i.e.,  $V_{ss}$  for N-channel and  $V_{DD}$  for P-channel.
- 3) CMOS3DLM resistance and capacitance parameters are as follows:

Layer	Resistance	Capacitance
N-Diffusion	25.0 Ω/□	4.4E-4 pf/μm <sup>2</sup>
P-Diffusion	80.0 Ω/□	1.5E-4 pf/μm <sup>2</sup>
Polysilicon	18.0 Ω/□	6.0E-5 pf/μm <sup>2</sup>
Metal 1	0.035 Ω/□	2.7E-5 pf/μm <sup>2</sup>
Metal 2	0.030 Ω/□	1.4E-5 pf/μm <sup>2</sup>
N-Transistor	4275 Ω/□	See below
P-Transistor	13600 Ω/□	See below
Gate-channel	See above	6.9E-4 pf/μm <sup>2</sup>

4) Supplementary physical constants are as follows:

Constant	Symbol	Value	Units
Electron charge	q	1.602E-19	coulomb
Boltzmann's constant	k	1.38E-23	Joule/°K
Intrinsic carrier concentration of Si @ T=300°K (27°C)	n <sub>i</sub> <sup>2</sup>	2.1E+20	(carriers/cm <sup>8</sup> ) <sup>2</sup>
Permittivity of free space	$\epsilon_o$	8.854E-14	Farad/cm
Permittivity of Si	$\epsilon_{_{Si}}$	11.7ε <sub>ο</sub>	Farad/cm
Permittivity of SiO <sub>2</sub>	$\epsilon_{ox}$	3.9ε <sub>0</sub>	Farad/cm

5) (H)SPICE process parameters are as follows:

Parameter	Name	N-channel	P-channel	Units
V <sub>t</sub>	Zero-bias threshold voltage	0.7	-0.8	Volts
κ'	Process gain factor	40.0E-6	12.0E-6	A/V <sup>2</sup>
γ	Bulk threshold body factor	1.1	0.6	V <sup>1/2</sup>
2 Ιφ <sub>F</sub> Ι	Surface potential	0.6	0.6	V
λ	Channel length modulation factor	1.0E-2	3.0E-2	1/V
tox	Oxide thickness	5.0E-6	5.0E-6	cm
$N_A$ or $N_D$	Substrate doping density	1.7E+16	5.0E+15	1/cm <sup>3</sup>
μ	Carrier surface mobility	775	250	cm <sup>2</sup> /(V·sec)

Student Name:	Student Number:

### **QUESTION #1**

MARKS: 1	5/3	тзт	3 д	3 + 3/
IVIANNO: I	<b>J</b> (3	+ 0 +	<b>3</b> +	<b>3 + 3</b> }

Indicate (in the space provided) whether the following are TRUE or FALSE. **Do any FIVE (5).** To obtain full marks for each question, include a **SHORT** sentence or two in support of your answer.

- F 1) Enclosure design rules ensure that the gate area of a transistor is fabricated properly.

  Overlup rules govern gate area fabrication
- Substrate connections are used to make connections to the bulk terminal on MOS transistors.

  The bulk terminal is connected to VEO through the substrate, so if verds a substrate revertible schematers

  Shown w/a dotted line in some schematers

   Shown w/a dotted line in some schematers
- Transmission gates are used to tri-state (or high-z) logic signals in sequential circuits.

  No signal in gives a high output impedance. Not

  commonly used in industry because they're had

  to dest, however
- 1 4) Nortel and MITEL are two companies that do fabrication for the U of S.

- The CMC contracts them to do it. Mitel-recently discontinued

- Nortel - CMOSS D.M process the MITEL 15 lech.

- Mitel - MITEL process sacts as silicon broker

Self-aligned CMOS transistors are higher performance than metal gate CMOS transistors.

- Maler sure there is no diffusion under the alient polysilican polysilican dead as a inact

- polysilican also has less resistance + copacitance per unit

- better alignment - thinner tox

- metal gate - old technology -> 604600

The area of the water containing thin-oxide is also called a device well. series from RCA

The area of the water containing thin-oxide is also called a device well. series from RCA pevice Wells are another name for diffusion - the sole under line oxide 3 implies during fabrication > see app. () p. CB


Student Name: \_\_\_\_\_ St

Student Number:

## **QUESTION #2**

MARKS: 15(10 + 5)

Consider the following plot of a CMOS3DLM STICKS layout shown below. Unfortunately it was plotted in black and white instead of color.



Use this STICKS layout as a spare or as a initial try for part a). Use the one on the following page as your final one (to assist you in doing part b) of this question).

Please note that the STICKS layout shown does not contain Metal 2 or Vias.


a) Using the following standard colors, color the STICKS layout (on the following page). Using the STICKS layout on the next page as your final one may facilitate doing part b) of this question.

CMOS3DLM Layer	Color
N+ diffusion	Green
P+ diffusion	Yellow/Orange
P+ mask	Dotted Orange
Polysilicon	Red
P-Well	Solid Brown
Metal 1	Blue
Metal 2	Black or Purple
Contact Cut	Black X
Via	Black O

No Metal 2 No Vias

Student Name: \_\_\_\_\_ Student Number: \_\_\_\_

b) Draw a gate-level schematic of the STICKS circuit. Do NOT attempt to figure out what the circuit does (it will take too much time).




### **QUESTION #3**

# **MARKS: 15 (15)**

a) The following circuit is one of many standard designs for a CMOSDLM inverter. Calculate the output voltage,  $V_{out}$ , when the input voltage,  $V_{in}$ , is 2.5V. Important parameters are shown on Page 2. Show your calculation. Sizes shown are W:L.

You must state any assumption(s) that you make. They must be reasonable, however!



BN = 53.5 MA/V2 (WN) = 53.5 MA/V2

BP = 17.3 MA/V2 (WP) = 51.9 MA/V2

BN is >1. > This means the Vont vs. Vin curve is shifted to the left. Therefore the inverter is operating in the (D) region. (P device solvroled, in device non-solvroled)

# **Question #3 Work Sheet**